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ABSTRACT 
Two candidate microprocessors are selected to demonstrate that 
microprocessors can be effectively utilized in digital control appl~ca-
tions . T e Intel 8085A-2 is selected to represent 8-bit microprocessors 
and the Intel 8086 is selected to represent 16-bit. 
A baseline second order digital filter algorithm is developed for 
co~parison of the performance of the two microprocessors for both soft-
are and hardware multiply implementations. Emulation techniques ~re 
utilized to facilitate performance comparison, without large investments 
in software and hardware development. In addition, they provide a 
met od for evaluating ne\J microprocessors, before hardware becomes 
available. The emulations are then used to verify and to determine the 
sampling frequenc realizable with each digital filter implementat:on. 
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Since the introduction of the first general purpose 8-bit micro-
processor in 1971, microcomputers have become an integral part of a 
~de variety of applications, ranging from computer terminals to bur-
glar alarm systems. Almost all of these applications share one or more 
of several basic characteristics. They are either used for logical 
decision making, arithmetic computations, or data manipulation. Appli-
cations \·7hich involve microcomputers in the role of digital computers 
have just begun to be explored. Microcomputers have not seriously been 
considered as digital controllers since their instruction execution 
times have only recently become fast enough to elevate them to the 
status required for any significant amount of real time signal process-
ing. Over the last eight years there has been well over an order of 
agnitude increase in instruction execution times, · which has warranted 
increasing interest in these devices for digital control purposes. 
There is almost a limitless number of products where digital control 
chniques could be employed to improve performance if there were a 
cost effective way of implementing such tecrmiques. As microcomputers 
become faster and less costly they will embrace an increasing number of 
these applications. 
It is the p~r ose of this t'iesis to investigate the potential role 
cf several stz.te of the ar_ microcomputer systems as re.al time digital 
controllers. Its purpose i~ not to discuss . design techniques for digi-
t al filte r a plications [1, 2, 3], but rather to demonstrate the 
feasibility of implementing such designs with currently available 
general purpose microcomputer systems. 
Through these examples, general techniques will be developed for 
analyzing new microcomputer systems as they appear on the market. This 
can be accomplished without a large investment in hardware and software 
development, through use of computer emulation techniques. 
I I. BACKGROUND 
In considering implementation of digital filters, an analysis 
using a general second order transfer function as a baseline is appro-
pria t e . An nth order transfer function can always be partitioned into 
a series of cascaded first and second order transfer functions with 
real coefficient s , t hr ough factorization. Performing a partial frac-
tion expansion will r esul t in a s ummation of first and second order 
transfer functions \nth rea l coeff icients. Gold and Rader [1 ] point 
out tha t as the filte r order increases there becomes an increasing 
sensit~ ity to t he values of t h e filter coefficients. They conclude 
t .at i le entatio tit the cascade or parallel combinations of first 
an second order s stems are the best s olution to this problem. In 
acd~tio , man digital controllers contain r.onlinear elements which 
-ill often resul t in s epara ting hi gher order filters into lower order 
s belements in order t o i nsert t he proper nonlinear effects. The 
~ ec on order dig i tal f i l ter is t herefore a basic building block for an 
nth rder filte r. 
1 e gene r al s ec nd order z-transf orm can be represented in t he 
follo' ing f rm : 
H(z) = Y(z)/ (z ) = 
z 2 + A1z + A2 
z2 + B1z + B2 
There ar e many fo r ms in ~hich thi s f ilter may be i mplemented, 
(1.1 ) 
~ncluding breaking t le second order filter into two cascaded or paral -
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lel firs t order filters, if the poles are real. The choice of forms is 
determined by many fac tors, including pole and zero locations, coeffi-
cient values , and other design considerations. Perhaps the most 
obvious form i the direct form \vhich can be derived as follows: 
Solving fo r Y(z) yields : 
- 1 -2 -1 -2 
.(z) = Y(z) + ~(z)z A1 + X(z)z A2 - Y(z)z B1 - Y(z)z B2 (1.2) 
This equation is represented in signal flow form by Figure 1. 
The direct form has the disadvantage that its output is a function 
of two previous lues of both its input and output. By defining an 
intermediate summation point or state, P(z) , it is possible to derive a 
canonic form \hose output, Y(z), is a function of only two previous 
alues of P (z) . 
ultiplying numerator and denominator of equation (1 .1) by z-2 
·elds : 
- 1 - 2 
1 + A1z + A2z Y (z) I (z) = 
- 1 -2 1 + B1z + B2z 
(1. 3) 
Let us define a state P(z) such that: 
- 1 - 2 Y(z)/P(z) = 1 + A1z + A2z (1.4) 
then 
y (z) - 2 = P(z) + P(z)z -A1 + P(z)z A2 (1.5) 
and 
= 
Y (z) /P (z) (l 6) 
Cross multiplication of equation (1 . 6) and some manipulation yields: 
- 1 - ? 




- 1 z 
- B 1 
Y(z) 
' ~---~~~' -1 I z 
\ 
... ___ _.. 
-B2 ---------' 
Fi gure l. Signal Flow Graph of Direct Form 
l-- Y(z) 
Fi gure 2 . Signal Flow Graph of Canonic Form 
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Equations (1 . 6) and (1. 8) a r e represented in signal flow form in Figure 
2 . 
This implemen t a t ion was chosen as t he baseline f or microprocessor 
comparisons since it r equires a minimal number of operations and delay 
elements and, thus, should require less computer execution time than 
others . 
If equations (1.5) and (1 . 7) a re inverse transformed to t he time 
domain t e foliowi g equations a r e obtained : 
(n ) = p( T) + p(nT- T)A1 + p(nT- 2T)A2 (1. 8) 
p (nT) = x(nT) - p(nT- T)B1 - p(nT- 2T)B2 (1. 9) 
If varia les names are ass igned t o t he previ ous values of p, 
p(nT-~) and p(nT- _T), a set of arithmet ic computations suitable for 
pro gra .ling o a digital c puter can be "trri t ten. These equations, if 
e.-e ute e er ~ T seconds, will produce values of ) (nT) fo r a given input 
.-(nT) . 
Using u~per case variables to maint ain compa t ability with computer 
printout, let P = p(nT), S = p(nT- T) , T = p(nT- 2T), and Y = y(nT) . 
Then 
p +X - SB1 - TB, 1... 
(1 .10) 
an 
y + P + A1S + A2T 
(1 .11) 
"'T" s I +- (1 . 12) 
s +- p (1 . 13) 
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ate that equations (1 .12) and (1.13) will update the previous 
values of P in pr eparation for the next pass through the filter program 
T seconds later . 
A comparative analysis of the implementation of equations (1,10) -
(1.13) on different microprocessors, using different available software 
and hard\are techniques, will therefore provide a baseline for judging 
their relative performance. In addition, since, as discussed previously, 
t e second order digital filter is a basic building block for higher 
order filters, relative performance can easily be extrapolated for higher 
order implementations. 
III. HICROCOMPUTER MID SOFTWARE SELECTION 
~st micr oprocessors fall into two basic categories; those with 
8- bit word lengths and those with 16- bit word lengths. It was, ther e-
fore, decided to consider a typical example of each category for di gi-
tal filter implementations. 
Since Intel Corporation introduced the first general purpose 8- bit 
icroprocess r, the 8008, in 1971, it has evolved over the years becom-
ing t e 8080 in 1973 and the 8080A in 1975. The 8080 has become the 
st nd rd of the i.dustr and so it is appropriate to evaluate the new-
est a d fastest ersion in the 8080 family, the 8085A- 2. The 8085A- 2 
eca a· il ble onl in late 1978 and, as will be demonstrated, has 
practi al capability in digital control applications. 
n 978 Inte_ also introduced a new 16-bit microprocessor, the 
0 6 whic pro ises to be as widely used as the 8080 . The 8086 is 
e e. raster th the 8085A- and, due to other fea tures \A7hi~h \vill be 
dlsLu sed i decail subsequently it is an excellent choice to repre-
sent the a~ bilit_7 of 16-bit microprocesso rs in digital control appli-
c tions. 
It is the urnose of this chap t er to describe the Intel 8085A- 2 
and t. e Tntel , 086 mi~Yccomputer systems as they relate to digital 
control application nly . F r a etailed func tiona~ description and 
di:::;cussion of s.·s tem operaticn, Aefer t r fer ences 4 an- 5 . 
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The hardware f eatures and design of microprocessors are only rele-
va t i n t ._i s d.:. scus sion i f they bear directly on their ability to 
implement digi t a l fi l ter algorithms. Algorithm execution speed and 
pr ecision over shadow o t her f actors such as memory addressing or I/O 
capabi li t y . Therefo re, in evaluating the performance of microproces-
so r s as digita l controllers, the instruction set and their execution 
ti ~.es are of pr imar i mportance. 
e 085 s stem has s even general purpose 8-bit registers: A, B, 
C, D E and L . ~i .. of these registers may be used in 16-bit pairs 
~s BC DE, and HL . T e 8085 has instructions capable of transferring 
e or. directl throu gh t he A register or t hrough the other general 
purpose reo-isters if the HL register pair is used to specify the des-
ti ation/source address . The 8085 has eight I /O pcrts \vhich may be 
accessed directl~ thr o gh the A register. A f l ag register is available 
to indicate t e status of r esults of arithmet i c operations. The flag 
re ister rna then be used t o enable subsequent testing and branching. 
endi ... ~ B contai ns excerp t s of t he 8085A instruction set description 
as used in subsequen t dis cussions. 
Afte r each instruction description is listed a number of states. 
This nu ber indicates t he number of clock cycles requirec to execute 
t at i ns truc t ion . The 8085A-2 can be driven by a clock with a frequen-
T of up to 5 lliz . Therefore, each clock cycle defines a time interval 
of _oo nano s econds. Fo r example, t he ADD instruction requires 4 clock 
cycles or onlr 800 nsec execution time. 
The 8085 has a rithmetic instructions to enable 8-bit addition and 
subtrac t ion and 1 6- bit double register addition. There is no hardware 
.. 
... ...... 
multiplying capability. This lack of sophistication has been a primary 
deterrent in using general purpose microprocessors to implement digital 
filters . 
There are two alternatives available. One is to write a software 
multipl subroutine. The other is to access a hard'\vare multiply unit 
throug the I/O arts. The TFJ~ Model TDC1008J performs an 8x8 bit 
multiplication in 70 nanoseconds. The multiplier is presented on one 
I/O ort and t e ou tiplicand on another, using OUT instructions. 
ar Hare lti iers are generall_- fast enough to allow the two OUT 
i str ct "ons to be immediately followed by an r- instruction to obtain 
t e resulting p oduct . Their primar_ disadvantage is that they add 
c ~ple.it an substantial cost to the microcomputer system. 
The 16- bit Intel 8086 is not only faster than the 8085A- 2, but 
1 o has a uch more powerful instruction set. 
The 8086 has four general purpose 16-bit registers: .. fluv;., BX, CX, 
nd D. . It i capable of accessing up to 256 I/O ports and has 4 dif-
ferent addressing odes. The primary urpose of three of the address-
ing odes is to allo~ the addressing of memory through use of a regis-
ter or sum of registers, as a pointer to the source or destination 
addres . T is enables the addressing of up to 1 megabyte of memory. 
The 8086 also has a direct addressing capability to or from anJ- of its 
general pur se registers. This results in a reduced instruction 
count since a register does not ha\e to be preloaded with a destina-
ion address . In addition there is no "bottleneck" register, as \.Jith 
the 085 which allows direct addressing only ~ith the A register~ 
~endix C ~ontains excerpts of the 8086 instruction set description, 
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as used in subsequent discussions. The 8086 is capable of both 8- and 
16-bit addition and subtraction. Its most exciting arithmetic instruc-
tion is, however, the multiply instruction. 
Although there is no built in hardware multiply there is a multiply 
instruction which enables a 16xl6 multiply within 130 clock cycles. The 
multiply instruction is accomplished through a microcoded Read Only 
Memory (ROM) or firmware approach. This microcoded multiply algorithm 
enables the elimination of many of the intermediate instruction cycles 
normally required for execution of software multiplication. 
The 8086 system can be driven with a clock frequency of up to 8 
MHz, resulting in only 125 nanoseconds per clock cycle. Appendix C 
lists the number of clock cycles required for each instruction execu-
tion. For example, a 16-bit ADD register to register instruction 
requires 3 clock cycles or 375 nanoseconds for execution. Instructions 
which access memory must have a number of clock cycles added to the 
bas·c execution time, which represent the time required from the 
addressing mode used In the case of direct addressing this would 
require an additional 6 clock cycles or 750 nanoseconds, wherever the 
symbol EA is indicated in the instruction timing description. Use of a 
16xl6 hardware multiplier would result in even greater speed. Again 
the I/O ports could be used to supply the multiplier, multiplicand, and 
to retrieve the product. The TRW model TDC1010J will perform a 16x16-
bit multiplic tion within 115 nanoseconds, enabling the product forma-
tion to be transparent to the 8086 program. As with the 8085, the pri-
mary disadvantages of a hardware multiplier are cost and additional 
interfacing requirements. 
IV. DIGITAL FILTER IMPLEMENTATION 
As described in chapter I, the second order digital filter provides 
the basis for implementation of higher order filters and, therefore, is 
an appropriate baseline for comparison of microprocessor performance. 
Se eral implementation techniques will be chosen and the candidate 
microprocessors discussed in chapter II will be compared \vith respect 
to t eir perfor. ance ·n realizing the second order filter equations, as 
cescribed in equations (1 . 3) (1.6) of chapter I. A flowchart of these 
equat ·ons is shown in Figure 3 as they would be programmed on a digital 
co. uter . 
pan examination of the equations to be programmed, an operation 
c t re _als th t t~o additions, two subtractions, and four multipli-
ca o ~ re re uired. If the coefficients A1 , A2 , B1 , and B2 are 
ssu edt . be stored in emor· then appr oximately 13 memory accesses 
are required . Due to the length execution times required for soft\vare 
a~d firm are ultiplies, the multiplication times become the dominant 
time factor in t e overall fil ter execution speed. In view of this 
fact t asic implementations vill be considered for the 8085 s stem. 
One \vill use a softvare ultipl- routine and the other vill make use of 
t e e.ternal hard\·are multiplier described in chapter II. For the 
SO 6, the built in firmware multiply will be considered as one option 













I Output Y 
+P+A1S+A2T 




I Time nT+nT+T 
I 
Figure 3. Flo chart of Filter Equations 
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There are other options which could have been considered. However, 
the are either not decisive in terms of performance improvement, or 
the are ver dependent on the poles and zeros of the particular filter 
being implemented. For example, 16-bit filters could be implemented on 
the 8085 but , as will be seen subsequently , an increase of execution 
time by a fac tor of 4 or 5 normally required for double precision soft-
' are ar · t metic 'tvould make their application quite limited. 
Higher evel programming languages could be used to generate the 
fi ter code. Intel has a modif ied PL- 1 language available for t he 8085 
and 8086 c lled P - t • • se of PL- M would allow more rapid coding and 
eb g of di0~tal filters, particularly if complex nonlinear elements were 
i. ol ed . Prelimi a r y instruction counts indicate that use of PL-M 
results in appro imatel a 40% increase in execution time for the second 
or er fi ter d scribed here and for many applications this could be 
quite tolerable. Ho,·ever use of PL- M is not really a aifferent imple-
ree tation tee ique . It is really a different way to generate the 
mac ine code required and will not be considered further here. 
Scalin is a consideration which must be made whenever digital 
filters are being i plemented on a fixed point computer. Unfo rtunately, 
it is diffic lt to generalize about its appl ication, as it is highly 
depen ent on b the pole- zero locations and the frequency band of 
ap l~cation . To obtain ma.·imum precision it is desirable to scale the 
.t..ilter coefficients a lose as possible to unity. If this is done, 
dependi g on t e range of values of the coefficients and the scale 
factors of the fil ter states, this may result in products of coeffi-
cients and sta t es which are scaled for different values. At t hi s point 
1 ..... 
arithmetic shifts may be required to rescale each such product to con-
form to the scale of that of the filter state \vhich represents the 
final summation of product terms. For comparative purposes these 
scaling considerations might be more important for an 8-bit microproces-
sor than for a 16- bit. Fortunately, the addition of shift instructions 
required bT scaling would have only a minor impact on the filter's total 
execution ti e. Because the shift instruction deals only with a single 
register and does not require memory access it requires 800 nanoseconds 
er i on the 3085 s stem. It requires 250 nanoseconds for 1 bit or 
1 i r seco~d plus 500 nanoseconds per bit for 2 or more bits on the 
80 s s e_ • 
To i ro·-e precision another option might be to retain the full 
6-bit product w en using an 8-bit machine. After the sum of products 
·a ro ed to obtain the fi ter state, it could then be shifted appro-
riatel- and t ncated to obtain an 8-bit result. This technique would 
a~oid eo~~ access of double precision quantities and make use of the 
80 5 double precisio ADD instruction. 
For cornparati e urp ses it \\Tas decided to select a set of second 
order coe ficien ts as an example and to derive the theoretical response 
of the i ter to a step in ut. The res onse could then be scaled and 
trunc ted to t e appropriate number of bits, which would serve as a way 
f ·erif~·ing different implementations in only a few passes through the 
rilter . ne ass throu h the filter code could then be timed and the 
re~ lts used to eter~ine the sampling frequency realizable. For this 




z2 + .252406z H ( z) = _____ __;____.:_..::...=-.. __ 
z2 + . 504812z + .367879 
(3.1) 
If we take (t)=. s u_1 (t) then forming Y(z) = H(z) X(z), we obtain 
Y(z) = _ z __ (z-1) ( 
z2 + . 252406z ) 
z2 + .504812z + .367879 (3 · 2) . 
Performing a partial fraction expansion yields 
Y(z) = . 33~387z + .110804 / - 41 .6412° z + .110804 /41.6412° z 
z - 1 z + . 252406 - .551516j z + .252406 + .551516j 
(3.3) 
( 
- ·2 ) 
= ---- + . 110804e -. 26776j ze J 
z - 1 -j 2 -.5 
ze - e 
... 6776j ( zej 2 ) 
j 2 -. 5 
ze - e 
(3.4) 
Taking the in erse z transform, with T = 1 
- ( = . 3 38 - 5n + ·--1608e · cos (-. 7267 6 + 2.0n) (3. 5) 
Su st · t ting successive alues of n in the expression for y(n) 
yiel s t e follo~ving table of y(n) vs. n and the 16- and 8-bit scaled 
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T ble I provides a \.;ay of verifying t ha t the code generated f or 
the four filter implementations and the performance data derived from 
those implementations is correct. From the response y(n) ob tai ned , it 
can be seen that this example is not typical of a second or der dig i t a l 
fi ter However, the response was chosen to facili t ate verification of 
the filter code and, therefore, frequency domain char acter i stics were 
not a consideration. The lightly damped response with a hal f of f ul l 
scale output for n=l provided the ability to rapidly determi ne open 
paths and incorrect gains. 
t t.is point the filter coding must be programmed on the appro-
riate r oprocessors and executed to obtain timing informat i on . The 
qu sti n no\ arises II at is the most efficient way of verifying the 
micro rocessor code and determining the sampling frequency realizable?" 
f t e i rocom uter hardware has not et become available or if it is 
a e. ensi e or time consu ing effort to set it up, debug the code, and 
ma~e t e ecessar"' tie studies an alternative might be worth consider-
in0 • 
T is alternative is the subject of the follo\ving chapter. 
MICROCOMPUTER EMULATION 
It was decided that since many candidate microcomputer systems 
ig t h ve to be e amined in order to determine the one best suited 
for a particular real time control application, the time and expense 
in olved in obtaining and interfacing the required hardware could be 
urohibiti e. E en the pa~t· ular i plementations that have been under-
ta en or co p rison on t e 8085 and 8086 systems would have been a 
a j ar ardvare a d softvare task. 
I stead t e filter coding and timing \vere checked via emulations 
of t~e 8085 a a 8086 icro rocessors and associated hardware. Emulators 
ssenti 1 en- e on co puter to behave _ike another. The emulating 
opt ter is progra ed to beha e identicall- to and accept instructions 
o t e 
t e e 
lated co puter. T is concept becomes particularly useful if 
ator 'tself is written in a higher order language like FORTRfu~ 
nd can be us d on a general ur ose computer system. A FORTRAN emula-
te allo s t e e ulated co puter to be emulated on any computer system 
whi s a FOR c mpiler. 
o e micro rocessor nufacturers ha e written emulators for some 
f t e~r roducts, howe er anJ microprocessors do not have emulators 
v ilable lt ou h they rna appear t be potentially applicable as 
di it 1 ontrol ers. For example, Intel has an emulator available for 
the 85 s stem but d es not have or plan to have one available for the 
8086 s stem in t~ n ·r future . 
1 ) 
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It was decided that to demonstrate that emulators could be written 
in FORTRAN relatively easily, which would enable verification and timing 
of digital filters, as an important step in facilitating future evalua-
tions of new microcomputer systems before hardware became available. 
T e emulations presented here do not attempt to emulate the entire 
i struction set or either the 8085 or 8086 system. Rather, it is in-
tended to show that the instructions required for digital filter coding 
~an e lee te~ as needed. In the stud undertaken, the 8085 system 
eq ~res a sott ~re ultipl s broutine as one option. This subroutine 
req ires a 1 r 0 r a iet· of instructions than is typically required in 
di 0 i al fi_ter c ai g . For this reason the emulation of the 8085 
s ~·ste is more co plete th n that of the 8086 s;stem. 
Bot t e 8085 and 8086 emu_ators are organized in essentially the 
same a ner. e di. . contains the source listings of the emulators 
of s ste s and incl des the instruction listings of the two filter 
i ple nta ons anal zed for each s stem. The emulators are each 
or a i e into a ai progra. and a number of subroutines, where the 
mai rogra contains t e emulated microprocessor source code (i.e., 
di ital filter code) and each subroutine emulates a separate micropro-
ces or instruction . The e ulated source code is written such that each 
instruction t the microprocessor is written as a call to a subroutine 
\vhose n e corresponds to that of the instruction desired. The instruc-
ti n oper d ields are represented by and transmitted through the 
rguments to he call statement. 
For e ample, the instruction MOV ri, B in 8085 assembly language 
eans mo e the contents of register B to t e location in memory 
1 
specified by the contents of the H and L registers. This would be 
coded in the emulator as CALL MOV (H, B). Subroutine MOV would then be 
e~~ected to emulate the actions of the MOV instruction. In the emula-
tor program M and B are FORTRAN variables containing values which 
specif to the OV subroutine what specific type of MOV instruction to 
erform and on what registers it is to be executed. 
In the program there is initially an unlabeled COMlvfON 'tvhich is 
sed to reser ·e storage for and transmit values of the microprocessor 
re is ters, I/O por ts flags and memor to the instruction emulator sub-
rc t" es . It lso stores a time counter which is updated at the end of 
eac e ulator su routine by t e appropriate number of clock cycles, 
t us ro iding accurate ti ing information . Following the unlabeled 
CO !0 is C IO /PRI T/ ~hich is used to transmit flags to the emulator 
s routi es i order to s~ nal vhether debug print information is 
e ired and to displa the contents of all registers, I/O ports, flags, 
and s cif'ed n ber of emorv locations. 
Fcl_ovi g t e C 0 s are the DATA statements which equate the 
registe f a 0 a .. d e~ or s .. mbolic names \vith pointers to the COMMO · ~ 
storage . For exa ple register names C, D, E, H, L, A, and B are 
ssigned al e_ 1 2 3 4, 5 , 6, and , respectively. These values 
re sed to inde.. into the IREG arra_T within the unlabeled CONHON. 
\T __ statements are t en defined to initialize memor} locations. The 
D~T stat rnents are in lieu of equate statements, normally required by 
n as em ler to initialize memor_T. 
T ni ro races r fi ter code then follows . the DATA statements. 
, t t e end of the filte r code a time test is made to determine whether 
22 
or not to terminate the filter progr am . If the specified time has not 
been reached an output print is made and control is transferred to t he 
beginning of the filter loop for the next pass t hr ough . As can be seen 
for the fP instruction, it was not possible t o 'trrite an emula tor sub-
routine uhich when called auld retur n to a different specif ied p l ace 
n the icro rocessor code. This is probably t he pr imar y disadvantage 
of the e ulator . However, by using the JMP subr out i ne to update 
t e time counter appropriatel it was possible to a chieve the desired 
result t rough t e insertion of an in line FORTRAN GO TO sta tement. The 
onl~ ··sadTa ta e is that it can tend to clutter the micropr oces s or code 
it irrelerent state ents . Luckil control transfer is not often 
re ·red i i ter programs and, therefore, has not pres ented much 
incon enie e . 
I .... the se of t.e 085 software multipl filter implementation, 
n asse bl) 1 n ua 0 e subroutine call was required . This wc.s implemented 
si .p -·t a irect -o T CALL to a subroutine which contained calls 
o instr cti n e ulators achieving a realistic 8085 software multiply 
a gorith . T i~ subroutine makes use of both the C and the z flag and 
pe for s t e hiftin ad din and testing to achieve a 16- bit product 
of tw 8-bit inte ers . 
o t t e 0 5 and 8086 s stems ere emulc.ted as digital filters 
sing h rd"t;vare multiply de ices as mentioned pre iously. A hardware 
. ultiply emulat r subroutine was called each time an operand appeared 
on e~ther of t e I/O ports assigned to it for the multiplier and multi-
plicand . T e h rdware multiply then placed the product on the speci~ 
fied input port . This is a particularl) good example of how a custom 
written FORT emulator can be used to great advantage. There are 
often times when external devices may wish to be emulated and inter-
faced to the microprocessor. Ravin~ complete control over the emulator 
code makes this ty e of study possible since the emulator code can 
eas be edified as desirerl. 
Eac instruction emulator rna contain 10 to 20 FORTRAN statements, 
correspon i g to as ma.y as 100 instructions in the general purpose host 
co p er. It a~ see to be almost absurd that 100 instructions are 
eq ired on on achine to emulate a single instruction on another. 
.o~e er ·tis~ ortant to realize that ,hen a higher order language 
·e FO T · is use on a co puter whose word length is different from 
~ ~ roprocessor's th~t this ca result in substantial inefficiency. 
To i ustr te t e techniques utilized, the lOV instruction listed 
in . p pa e ~ provides a gooa e ample. Upon execution the 
irst t s · s tc distinguish bet\ een a register to mernor 't-fO\ , a met!lory 
to eg:.ster . anC. a re 0 .:.ster to register 1\fQV . 1 \vas assigned the 
. 1 
- 1 ar ~trar convention allo~ing a testing of the f~rst sub-
ro tine ar 0 ument for equalit. v·ith -1. If the first argument has a 
.. lue of -1 t en it must be a register to memory 10\ . If it is not a 
then t e second ar ument is tested for equality with -1 to distin-
g ish bet een the re aining two cases. 
T en ffi (ADDRES) beco es the contents of nereory at location 
.. illD S e ified b register pair HL. If a register to memory HOV has 
been s cifie t en ~ f (ADDRES) is set equal to IREG (ARG2). If a 
merr.or to re ster 10 is s ecified I ~G C<\R.Gl) is set equal to r!TM 
ADDRES) . 
4 
T e ot er instructions ar e progr ammed using s imilar techniques for 
both the 8085 and 8086 emulator s . 
MICROCOMPUTER EVALUATIONS AND CO CLUSIONS 
The filter implementations propos ed in Chapter III for the baseline 
second order odel described in Chapter I of the Intel 8085A-2 and 8086 
~icroco puter s ste s were verified and timed using the emulation tech-
q es described i Chapter I~. The source listings of the hardware 
ulti ; ap ro ches for the Intel 8085A- 2 and he firmware and hardware 
ap. roac es or t e Intel 8086 are contained in Appendix A, in 
d it·o tc t .. e e · lator subroutines for each microprocessor. Also 
i clu ed · abbrevia ted out ut listing from each approach. The out-
i. i c oc~ c cles, at the end of each pass through the out o- es t 
as .~e 1 -s h e contents of t e registers, I/O ports, and speci-
e .o ocat·nn~ . T e f~lter output is found on I/O port 1. 
I ,e te r s o -~es ca then be erified against the ideal response 
s t t in Table I of Chapter III. The number of clock cycles 
et een a _ ass t _r ugh t 4e filter can then be used to determine the 
a~ n requenc_ realizable for eac implementation. 
T e 8085 - 2 soft are multi 1 implementation requires approximately 
2130 cock c~cles er ass . ~130 clock c cles multiplied by 200 nano-
econds er ~ ock c~·cle is equivalent to . 426 millisecond per pass or a 
samp i g requenc~ f .350 ~Z· The 8085A-- hard\are multiply imple-
mentation c~n be e aluated sir..ilarl for 313 clock cvcles per pass, 
r sulting in a sampli g freque_c) of 16. 0 KHz . 
1"'\' 
J 
The 8086 firil'l'W'are multiply implementation can be evaluated with a 
clock interval of 125 nanoseconds, fer 654 clock cycles per pass~ This 
is equi alent to a sampling frequency of 12.2 KEz. The hardware multi-
1 i plementation results in sampling frequency of 26.5 KHz for 300 
cloc c cles per pass . These results are tabulated in Table II. 
s can be seen the addition of a hardware multiply unit results in 
far greater speed improvement than for the 8085A-2 than for the 8086. 
T is i of course, beca se the 8086 has a microcoded firmware multiply 
a-ailable. T e 8086 holds an ad antage when comparing both microcomput-
ers · te_ aced to hard~are ultipliers. This is due to the faster 
i struction execution ti es available with the 8086 and its more power-
fu i.structi n set. 
T e 086 ~ou_ seem t o bet e favored choice, whether or not its 
·1 6- b't pre ision as required. However, the 8085A- 2 has been 
a~ai_a lei simil r t rou · slo\er, form for a number of years and is 
.. uc etter underst od o.nd more videl used than the newly released 
86 . t t.is tie t e 086 is considerabl 7 more expensive than the 
085 - 0 n· soft- re and hardware are not as lidely available. 
For lo frequenc ~ a plications ~vhere 8-bits precision may be 
eno gh t e 8085 --, with a software rr.ultiply algorithm, may be suffi-
cie.t . If ore peed is required the added cost of the hardware 
lti lier m not justif. u ing the 085A-2 if the 8086 is found to 
o deq '"'te., i-h its fir \vare multiply capabilit_ . 
In Cha ter III e ... ·a ination of the assembl_ code required to gener-
ate the se ond order baseline model, for each approach revealed that 
t: he p .:.rr.a r lation being performed is a sum of products. It rN'aS 
27 
TABLE II 
Timing Results of Microprocessor Comparisons 
croprocessor 
Clock Frequency (1Hz) 
Filter 
I ple enta ion 
C oc C_cles 
equired 
.fa .. i 






n _o s 
c _ c e) 
(Hz) 
ples 
Intel 8085A- 2 Intel 8086 
5 8 
Hardware Software Hardware Firmware 
ultiply ultiply rultiply Multiply 
313 2130 300 654 
16.0 2.35 26.5 12.2 












gure 4 . ampling Frequenc_ vs . Filter Order for Different 
Digit 1 ilter I plementations 
29 
described in C apter I that higher order filte rs are most effectively 
built up b cascading first and second order filters to obtain the 
order desired . 
From these tNO facts it is then possible to determine the sampling 
frequenc real'zable for higher order digital filters . The filter order 
is roughly proportional to its execution time and, therefore, is usually 
i erse proportional to its realizable sampling frequency. This 
elat·onship a. then be extended to each microprocessor implementation 
an t e relationship bet een sa pling freq ency and filter order can be 
1 t ted as s O\.ffi i F i u r e 4 • 
ig re can now be used as a tool for microprocessor selection. 
:i ter order desired is first selected on the abscissa. The 
sa 1· req enc_ .. realizable f r each microprocessor illlplementation 
c t.e be rondo the ordinate. An implementation which is capable 
oi sa .. li~ 1.reque c at least as high as required can t en be 
s lected 
s b en e onstrated that there are 8-bit and 16- bit micro-
rocessors a ail ble which are capable of sampling frequencies of up 
to .... 6 . 5 KHz for seco d order digital filter implementations. This 
co t ti 1 speed is fast enough that man state-of-the-art digital 
~to 'lots uld easil_ be i plemented on the 8086 . For example, a 
t · ic~l igit 1 autopilot with 6 first order filters and 2 second order 
i t rs o 1 1 ented vith a sampling frequency of 2.6 KHz. 
co e:·tre el., fa orabl · ~vith the sampling frequencies in the 
0 . . o r.H_. nee required in an_ current missile s_stems. 
30 
It has been further shown that custom emulators, written in 
FORT , are an effective way of evaluating microprocessor performance 
and erifying and timing microprocessor code. The initial filter 
i ple entations, written in 8085 and 8086 assembly language, were about 
0 - 50% slower than the versions presented here. Through use of the 
em lations and stud of the 8085 and 8086 characteristics, several 
iteratio s were ade in the coding to reduce the execution times to 
c rrent le·els . 
T ese emulatio techniques can be applied to new microprocessors 
as soft\are desc iptions beco e a ailable . This would allow additional 
p ots to adde to Figure 4 . It can then be determined if any per-
~ormanc ad~a tage ~s offered by the new .icroprocessor, prior to any 
co i e to e:·tensive soft~are and .ardware development. 
APPENDIX A 
I TEL 085 - 2 AND 8086 EMULATOR LISTI GS ~~ OUTPUT 
J 
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APPENDIX B 
E-CERPTS FROM THE I TEL 8085A- 2 USER GUIDE 
65 
THE INSTRUCTION SET 
.6 INSTRUCTION SET ENCYCLOPEDIA 
In the ensuing dozen pages, the complete 
8085A instruction set is described grouped in 
order under five different functional headings, 
as follows: 
1. Data Transfer Group - Moves data be-
ween registers or between memory 
locations and registers. Includes moves, 
loads stores and exchanges. (See 
below.) 
2. A:ithmetic Group - Adds subtracts in-
crements, or decrements data in 
registers or memory. (See page 4-13.) 
3. Logic Group - AN Ds ORs XORs com-
pares rotates or complements data in 
registers or between memory and a 
regis er. (See page 4-16.) 
. Branch Group - Initiates conditional or 
unconditional jumps calls returns. and 
restarts. (See page 4-20.) · 
5. Stack 110 nd Machine Control Group 
- Includes instructions for maintaining 
he stack, reading from input ports 
vritmg to output ports setting and 
reading interrupt masks. and setting and 
cleanng flags. {See page 4-22.) 
he formats described in the encyclopedia 
reflec he assembly language processed by 
111 tel-supplied assembler used with the lntellec 
developmen systems. 
4.6.1 Data Transfer Group 
Th 's group of instruc ions ransfers data to and 
from registers and memory. Condition flags are 
not affected by any instruction in this group. 
MOV r1 r2 Move Register} 
(r1) - (r2) 
The content of register r2 is moved to 
register r1. 





MOV r, M (Move from memory) 
(r) - ((H) (L)) 
The content of the memory location, whose 
address is in reg isters H and L is moved to 
regi ster r. 
0 1 0 D D 1 1 0 
Cycles: 2 
States: 7 
Addressing: reg. indirect 
Flags: none 
MOV M, r (M ove to memory) 
((H)) (L)) - (r) 
The content of regi ster r is moved to the 
memory locat ion whose address is in 
registers H and L. 
0 1 1 1 0 s s s 
Cycles: 2 
States: 7 
Addressing: reg . ind irect 
Flags: none 
MVI r data (Move Immediate) 
(r) - (byte 2) 
The content of byte 2 of the instruction is 
moved to register r. 
I 
0 0 
I I I 












MVI M data (Move to memory immediate) 
((H) (L)) - (byte 2) 
The content of byte 2 of the instruct ion is 
moved to the memory location whose ad-
dress is in registers H and L. 
l I I I I I T 













THE INSTRUCTION SET 
LXI rp data 16 (Load register pair immediate) 
{rh) - byte 3) 
(rl) - (byte 2) 
Byte 3 of the instruction is moved into the 
high-order register (rh) of the register pair 
rp. Byte 2 of the instruction is moved into 





I r I 













addr \Load Accumulator direct) 
1 
( - ((byte 3)(byte 2)) 
The content of the memory location whose 
address is specified in byte 2 and byte 3 of 
he ins rue ion is moved to register A. 
I 
0 0 
I I I l 












ST addr (Store Accumulator direct} 
((byte 3)(byte 2)) - (A) 
0 
The content of the accumulator is moved to 
the memory location whose address is 
specified in byte 2 and byte 3 of the instruc-
ion. 
I I I 
0 0 1 I 0 I 0 I 1 I 0 I 










LHLD addr (Load H and L direct) 
(L) - ((byte 3)(byte 2)) 
(H) - ((byte 3)(byte 2)+1) 
The content of the memory location, whose 
address is specified in byte 2 and byte 3 of 
the instruction, is moved to register L. The 
content of the memory location at the suc-
ceeding address is moved to register H. 
I 
0 0 
I I I I 











SH LD addr (Store H and L direct) 
((byte 3)(byte 2))-(L) 
({byte 3)(byte 2)+1)-(H) 
The content of register L is moved to the 
memory location who se address is 
specified in byte 2 and byte 3. The content 
of register H is moved to the succeeding 
memory location . 
I 
0 0 











LDAX rp (Load accumulator indirect) 
(A) - ((rp)) 
0 
The content of the memory location, whose 
address is in the register pair rp, is moved 
to register A. Note: only register pairs 
rp = B (registers B and C) or rp = D 







reg . indirect 
none 
67 
THE INSTRUCTION SET 
ST AX rp (Store accumulator indirect) 
(rp) - (A) 
The content of register A is moved to the 
memory location whose address is in the 
register pair rp. Note: only register pairs 
rp = 8 (registers B and C) or rp = D 
(registers D and E) may be specified. 
0 0 R p 0 0 1 0 
Cycles: 2 
States: 7 
ddressing: reg. indi rect 
Flags: none 
XCHG Exchange H and with 0 and E) 
(H - (D) 
{L - {E 
The contents of registers H and L are ex· 













his group f instruc 1ons per orms arithmetic 
operations on ata in registers and memory. 
Untess indlc ted otherwise all instructions in 
this group affect the Zero Sign Parity, Carry, 
and Auxiliary Carry lags according to the stan· 
dard rules. 
II subtraction operations are performed via 
W0 1S complement ari hmetic and set the carry 
flag to one o indicate a borrow and clear it to 
i dicate no borrow. 
ADO r Add Register 
(A) - (A) + (r) 
The content of regi ster r is added to the 
content of he accumulator. The result is 
pl aced in the accumulator. 





ADO M (Add memory) 
1 
(A) - (A) + ((H) (L)) 
The content of the memory location whose 
address is contained in the H and L 
registers is added to the content of the ac-
cumulator. The result is placed in the ac-
cumulator. 










Z,S P CY,AC 
0 
AOI data (Add immediate) 
(A) - (A) + (byte 2) 
The content of the second byte of the in· 
struction is added to the content of the ac-














Z!S P CY AC 
ADC r (Add Register with carry) 
(A) - (A) + (r) + (CY) 
The content of regi ster r and the content of 
the carry bit are added to the content of the 
accumulator. The result is placed in the ac-
cumulator. 






THE INSTRUCTION SET 




((SP) - 1) - (PCH) 
((SP) - 2) - (PCL) 
(SP) - (SP - 2 
(PC) - (byte 3) (byte 2) 
If he specified condition is true, the ac· 
ions specified in he CALL instruction (see 




I l l 














RET (Re urn 
(PCL) - C(SP ; 
PC ) - ((SP - ): 
SP - (SP 2· 
The content f he memory ocation whose 
address is specifiea in register SP is moved 
o he low-or er ight b1ts of register PC. 
T e content of he memory location whose 
address is one more han e content of 
egister SP ·s moved o he high-order eight 
b1ts of register PC. The content of register 
SP is mcremented by 2. 












Rcondition (Conditional return) 
If (CCC), 
1 
(PCL) - ((SP)) 
(PCH) - ((SP) + 1) 
(SP) - (SP) + 2 
If the specified condition is true the ac· 
tions specified in the RET instruction (see 
above) are performed; otherwise, control 
continues sequentially. 












RST n (Restart) 
((SP - 1) - (PCH) 
((SP) - 2) - (PCL) 
(SP) - (SP) - 2 
(PC) - 8 .. (NNN) 
The high-order eight bits of the next in-
struction address are moved to the 
memory location whose address is one 
less than the content of register SP. The 
low-order eight bits of the next instruction 
address are moved to the memory location 
whose address is two less than the content 
of register SP. The content of register SP is 
decremented by two. Control is transferred 
to the instruction whose address !s eight 
times the content of NNN. 










6 5 4 3 2 
Program Counter After Restart 
1 
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4.6.4 Branch Group 
This group of instruct ions alter normal sequen-
tial program flow. 
Condition flags are not affected by any instruc-
t ion in this group. 
The two types of branch inst ructions are uncon-
di ional and c o ndition a l. Un cond i tional 
trans ers simply perform th e spec ified opera-
t ion on regi s er PC (the program counter). Con-
di ional ran sfers examine the st atus of one of 
~he our processor flags to determ ine if t he 
spect ied branch is o be executed. The condi-
ti ons at may be specified are as follows: 
CONDITION CCC 
Z - no ero (Z = 0) 000 
Z - zero Z = ) 001 
C- no carry (CY = 0) 010 
C - carry (C Y = 1) 011 
PO - pari y odd (P = 0) 100 
PE - pari y even (P = 1) 101 
P- plus (S = 0) 110 
1 - minUS (S = 1) 1 
JMP addr {J ump) 
(PC) - {byte 3) (byte 2) 
Co rol IS rans erred to the in.st uction 
ose address is specif ied in byt e 3 and 
b e 2 o f he current inst ruc ion . 
I I I I I I 











Jcondition addr (Conditional jump) 
If (CCC), 
1 
(PC) - (byte 3) (byte 2) 
If the specified condition is true, control is 
transferred to the instruction whose ad-
dress is specified in byte 3 and byte 2 of the 
current instruciton; otherwise, control con-
tinues sequentially. 
I 















CALL addr (Cal l) 
((SP) - 1) - (PCH) 
((SP) - 2) - (PCL) 
(SP) - (SP) - 2 
(PC) - (byte 3) (byte 2) 
The high-order eight bits of the next in-
struct ion add ress are moved to the 
memory locat ion whose address is one 
less than t he content of reg ister SP. The 
low-order eight bits of the next instruction 
address are moved to the memory location 
whose address is two less than the content 
of register SP. The content of register SP is 
decremented by 2. Control is transferred to 
the instruction whose address is spec ified 




I 0 I 0 I 
I I 
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RRC Rotate righ t ) 
(A ) - (A ): (A - (Ao) 
(CY) - (Ao) 
The conten of the accu mulator is rotated 
righ one posit ion. The igh order bit and 
he CY lag are both set to the value shifted 
out of he low order bit position. Only the 
CY flag is affected. 
0 0 0 0 1 1 1 
C cl es: 
Slates: 4 
Flags: CY 
RAL (Ro ate let hrough carry 
)- ); (CY) - (A 
~0 - (CY) 
e co en o he accumu lator is rotated 
le one post ion hrough the CY flag. The 
lo order bi is set equal o the CY flag and 
he CY lag is se o he value shifted out of 












C cles: 1 
States: 4 
Flags : CY 
1 1 
1 1 
CMA (Complement accumulator) 
(A) - (A) 
The contents of the accumulator are com -
plement ed (zero bits become 1, one bits 
become 0). No flags are affected. 









CMC (Complement carry) 
(CY) - (CY} 
1 1 
The CY fl ag is complemented. No other 
flags are affected. 
0 0 1 1 1 1 1 1 
Cyc les: 1 
States: 4 
Flags: CY 
STC (Set carry} 
(CY) - 1 
The CY flag is set to 1. No other flags are 
affected. 
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SBB M (Subtract memory with borrow) 
1 
(A) - (A) - ((H) (l)} - (CY) 
The content of the memory location whose 
address is contained in the H and L 
registers and the content of the CY flag are 
both subtracted from the accumulator. The 
result is placed in the accumulator. 
0 0 1 1 1 1 0 
Cycles: 2 
States: 7 
Add essing: reg. indirect 
Flags: Z S P CY AC 
SBJ data (Subtrac immediate with 
borrow) 
- (A) - (by e 2) - (CY) 
he conten s of he second byte of the in-
s ruct1on and he contents of the CY flag 
are bo h sub racted from the accumulator. 
The result is placed m the accumulator. 













Z S~P,CY AC 
IN R r (Increment Register) 
I 
0 
r) - (r) + 1 
The content of register r is incremented by 
one . Note: All condition flags except CY 
re affected. 











INR M (I ncrement memory) 
((H) (l) - ((H) (l)) + 1 
The content of the memory location whose 
address is contained in the H and L 
registers is incremented by one. Note: All 
condition flags except CY are affected. 
0 0 1 1 0 1 0 0 
Cycles: 3 
States: 10 
Addressing: reg . indirect 
Flags: Z,S,P,AC 
OCR r (Decrement Register) 
(r) - (r) - 1 
The content of register r is decremented by 
one. Note: All condition flags except CY 
are affected. 










OCR M (Decrement memory) 
0 1 
((H) (L)) - ((H) (L)) - 1 
The content of the memory location whose 
address is contained in the H and L 
registers is decremented by one. Note: All 
condition flags except CY are affected. 
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ADC M (Add memory with carry) 
1 
(A - (A) ({H) (L)) + (CY) 
The content of the memory location whose 
address is contained in the H and L 
registers and the content of the CY flag are 
added to the accumulator. The resuit is 
placed in the accumulator. 












ACI data {Add immediate with carry) 
- ( ) byte 2) ~ (CY) 
he conten of he second byte of the in-
true 1on and he content of the CY fl ag are 
added o he contents of he accumulator. 
I 
e result is placed tn he accumulator. 















SUB r {Subtrac• Register 
1 
( - (A) - (r 
The content of register r is subtracted from 
the content of the accumulator. The result 











SUB M (Subtract memory) 
1 
(A) - (A) - ((H) (l)) 
The content of the memory location whose 
address is contained in the H and L 
registers is subtracted from the content of 
the accumulator. The result is placed in the 
accumulator. 










Z,S P,CY AC 
0 
SUI data (Subtract immediate) 
1 
I 
(A) - (A) - (byte 2) 
The content of the second byte of the in-
struction is subtracted from the content of 
he accumulator. The result ls placed in the 
accumulator. 
I l T T r I I 





Flags: Z S P,CY,AC 
SBB r (Subtract Register with borrow) 
1 
(A) - (A) - (r) - (CY) 
The content of register rand the content of 
the CY flag are both subtracted from the 
accumulator. The result is placed in the ac-
cumulator. 









Z,S P CY,AC 
APPENDIX C 





Descnp ton OV per arms a byte or word ransfer rom 
he source operand o he des ma ton operand . 
Encodtng 
cry c r Reg ts er Operan 0 1 rom Regts er Oper-
an 
e'1 SRC = EA DES = REG 
etse SRC -= EG. DEST = E 
.... , tng c loc s 





ed•a e 0 erand o emor or Regts er Operand : 
... edta e oe an o eg t e 
era d o c umula or· 
cc u awr o e or Operana 
L. DES ddr 
= a or- aadr 
r Regts er Opera d o Seg e Regts er· 
. DES = REG 
rs er o reg ts e 
or o regts er 8 EA 
Segment Reg tster to Memory or Regtster Operand: 
1 0 0 I moo 0 reg r I m 
SAC= REG,DEST = EA 
Timing telae sl: memory to register 9+ EA 
register o reg ister 2 
Opera ion: 
IDESTl <== tSRCl 
Flags Affected : 
None 
nemonic: PUSH 
Descrrp ion : PUSH decrements he SP register by two and 
hen ransfe sa word from he source operand o he s ack 
element curren ly addressed by SP. 
Encodtng : 
e cry or Reg tster Operand: 
SAC= EA 
imt g !clocksl: memory 
reg1ster 
Regts er Operand: 
SRC =REG 
Timmg: 0 cloc s 
Segmen Regtste r: 
SRC = REG 
Timing : 10 clocks 
pera ton : 
SP == SP - 2 
SP)- . SPII <...== •SAC 








IC. I a d I 











Ope a 10 . 
<== BX - 1A L 
Flags .A ec e : 
o e 
REG .... == E..:ll. 
a:: ~ ags .4 ec ed. 
R~G <== EA 
CS ·-== EA- -
=•ags 01ec.e 
ne 
ab le loo 
e ooe a 1 




Descnp •on· POPF pop lagsl ra s ers spec1fic b1ts of the 
s ack eleme t addressed by e SP reg1ster o e flag 
reg1s ers and hen mcrements SP by wo. 
Encod1ng 
1 1ng 8 cloc s 
Opera 1on 
Flags ~== SP - SPl 






ooe a 1ons ser e as bo s1gned and uns1 ned opera 1ons. 
I e e cases ''1e lag se 1ngs allow e 1s mct1on 
• 
cleareo 
eo ana uns1gned ooerat1ons o be made tsee 
ans er Co "'ec 10n operations are prov1ded 
r ormed 1rec ly on unpac ed 
re se or c eared bv most anthmet1c 
e resul o e 
• ._F sse 1 he res 1 o e operatiOn 1s zero ; o herw1se 
• 
1 h-or er b1 o t e result of he 
1se P~ 1s cleareo odd pantvl 
e ope a 10n resulted 1n a carr .nto e 
e resul but o a car y ou of he 
1se OF 1s cleared. 
re ro ded : 
~SCII AdJUS or ~dd1t1on 
dl IOn 
Mnemonic: ADO 
Description : ADD performs an addit ion or the two source 
operands and returns the resu lt to one of the operands. 
Encoding: 
Memory or Register Operand with Register Operand : 
I 0 0 0 0 0 0 d w I od reg rIm I 
i d = 1 hen LSRC = REG , RSRC = EA, DEST = REG 
else LSRC = EA. RSRC = REG, DEST = EA 
iming (clocksl: register to register 
memory to register 




Immediate Operand to Memory or Register Operand : 
! 1 0 0 0 0 s w l mod 0 0 0 r' 
SRC = EA. RSRC = da a. DEST = EA 
Timmg tclocks l: immediate to memory 
immediate o register 
Immediate Operand o Accumulator: 
o :ow I daia data 11 
ala 1f s:w=Ol I 
17+EA 
4 
If w = 0 then LSRC = AL, RSRC =data, DEST = AL 
else LSRC = AX, RSRC = data, DEST =AX 
Tim•ng: 4 clocks 
Operat1on : 
IQESTl<== ILSRCl - (RSRCl 
Flags Affected: 
AF. CF. OF. PF, SF, ZF 
Mnemonic: ADC 
Description : ADC tadd with carryl performs an add ition of 
he two source operands, adds one if the CF flag is set, and 
retu rn s he resu lt o one of he operands. 
Encodmg: 
Memory or Regi ster Operand with Reg1ster Operand : 
1 o o 
If d = 1 th en LSRC = REG , RSRC = EA. DEST =REG 
else SRC = EA. RSRC = REG. DEST = EA 
im1ng iclocksl: register to regi ster 
memory to register 







Descrto ton SUB per o rms a su b rae to o he wo 
source opera ds and re urns e esul o one o he 
opera nos 
Enco tng 
emory or Regts er Ooerand and Reg1s er Operand · 
00 reg m 
hen SRC = REG. RSRC = EA DEST = REG 
else LSRC = EA RS RC = REG. OEST = EA 
" ' g c loc s eg ts er om reg1s er 
memory om reg1s er 




ear ·e Ooe and om e or or Reg1s e Operand · 
_s c = E 
' 1 g c loc s 
ccu Ia or 
- C - SRC 
p - SF :F 
e omc SBB 
ton SBB -ub· ac 
E cod t g 
e 
se . e resul 
- E 
e 
, e or , o r Re _1s er Opera no an Reg 1s er pe ana · 
else 
re~1s er ro reg 1s er 
emo rom reg1 s,e 




e Ope a rom e or or Reg 1s er Opera no : 
SR = E RS C = at 
1rn 1 g •c toc s1 1mmed1a e t r· 
tmmedlate ro em or 
-+ 
7-EA 
Immediate Operand rom Accumulator : 
I o o o , , , o I data data 1f w=l 
1f w = 0 then LSRC = AL. RSRC =data. DEST = AL 
el se LSRC = AX, RSRC = data, DEST = AX 
Timmg: (clocks): tmmed iate rom reg ister 4 
Operatron: 
1f tCF) = 1 hen lDEST1 .<== tLSRCl - !RSRCl - 1 
else (OEST) <== ILSRC) - (RSRC) 
Flags A ec ed : 
AF , CF. OF. PF. SF . ZF 
nemonic : DEC 
Oescrr p ion: DEC (decrement) per orms a sub rae ion of 
one rom he source operand and re urns t e resu l o he 
operand. 
E cod1ng : 
emory or Reg ister Operand : 
DEST = EA 
T1m1ng lcloc s): reg 1ster 
memory 
Reg1ster Ope rano: 
DEST = REG 
imtng : 2 clocks 
Opera ion : 
{DES ) <== \DE'"'T) -
Fiags . · ec ed: 






Descnp ton UL (m u! tplyl performs an unstgned 
mul tpltca ton of e accumulator (AL or AX) and he 
source operand returntng a double-length resul to he 
accumu la o r and 1 s extensto (A and AH or 8-bt 
opera ton. or AX and OX or 6-b1 operatton } CF and OF 
are se 1 he op hal o e esul 1s nonzero. 
Enco tng . 
~o · 
L . RSRC ~ EA. DES =AX. EXT = 
SRC = X RSRC = EADES =OX. X. EX =OX 
CIOC s ) 8- 1 - EA 
6-b 2 - EA 
RSRC ) here • IS unstgned 
F' ==::) 
Flags ec e : 
CF F 
F Pi:" SF. ~F u , eflned 
e 
It s no the stgn-e te son 
Enco tng : 
en SAC= L RSRC =:: . :>EST = AX. EXT = 
0 -= AL 
Ope a ton 






OEST -- L~RC · RSRC v nere . ts stgned mul 1ply 
E T = st_ n-e te ston o LO\ 1\ en tCF 1 == 0 
e se tCFl == 
OF ' · -:.:= 1 CF' 
c lags ected 
CF OF 
F PF SF ._F un eftned 
Mnemonic : AAM 
Descript ion : AAM Unpacked BCD ·ASCII ' adjust for 
multiply 1 performs a correction of he result in AX of 
multiply ing two unpacked decimal operands. yielding an 
unpacked decimal product. 
Encoding : 
T imtng : 83 c locks 
Operat ion : 
(AH ) <== (AU I OAH 
(ALl<== (A L) Ole OAH 
Flags Affected : 
PF. SF. ZF 
AF. CF OF unde tn ed 
tvt ston opera tons are provided . as well as two 
tch support signed div1s1on . 
DIV Dtvtde 
IDIV In eger Divide 
AAD Unpacked BCD ASCII Ad just for Divi sion 
CB Convert B te to ord 
CWO Convert Word to Double Word 
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4.4. 7 Control Transfer 
Four cl asses o con "OI trans er operations may be 
d iS mgUi shed . call s. Jumps. and re urns: condi ional 
rans ers 1 era 10 con ro l. and Interrupts. 
11 con rol rans er operat ions cause . pernaps upon a 
cer a1n cond 1 10 he program execut1on o con inue at 
some ne loca 10n m memory. possib ly 1n a new code 
segme 
0 TE eue retntttaltza tlon IS no mcluded in the timtng 
tn orma 10n or rans er opera 10ns. To account for queue 
loadmg. add cloc s to immg numbers. 





3-E c toc s 
tn a- e me lno1rec 
DE - !P I p 
CIOC S 
,. 
o bas1c ane 1es o ca ll s. 
ided - hose h1ch rans er 
IS 
e 
CES... o se SEG = seg 
20 cloc s 
In er-Segment lndirec : 
rim 
DEST = l EAl. SEG = lEA - 2l 
Timing : 29+EA clocks 
Opera ion : 
if In ter-Segment then 
ISPl <== ISPl - 2 
tSP' -1 :I SPil <== tCS> 
ICSl <== SEG 
tSP' <== •SPl - 2 
'ISP- :I SPll <== IIPl 
II Pl <== DEST 
Flags Affec eo : 
None 
Mnemomc : JMP 
Descn pt10n : JMP rans ers contro l o he target operand . 
E codmg : 
In ra-Segmen Otrec : 
ISi)·IOW 
OEST = IPI - d1 sp 
im1ng: - c loc s 
ra-Segmen Otrec Sho 
OEST = IP - a1sp sign e. tended to 6-bits 
T tming: Timing: 2 clocks 
I ra-Segmen lnd1rec : 
DEST = EAI 
1m1ng : 7-E clocks 
In ar-Segmen Direct : 
DEST = of se . SEG = seg 
1m 1ng. -: cl oc s 
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